

Please type a plus sign (+) inside this box [+]

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 42390.P8701Total Pages 3First Named Inventor or Application Identifier Jeffrey R. Wilcox, et al.Express Mail Label No. EL 431 891 515 US

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, D. C. 20231

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1. X Fee Transmittal Form
(Submit an original, and a duplicate for fee processing)
2. X Specification (Total Pages 37)
(preferred arrangement set forth below)
 - Descriptive Title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claims
 - Abstract of the Disclosure
3. X Drawings(s) (35 USC 113) (Total Sheets 10)
4. X Oath or Declaration (Total Pages 5)
 - a. Newly Executed (Original or Copy)
 - b. Copy from a Prior Application (37 CFR 1.63(d))
(for Continuation/Divisional with Box 17 completed) (**Note Box 5 below**)
 - i. DELETIONS OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
5. Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)
 - a. Computer Readable Copy
 - b. Paper Copy (identical to computer copy)
 - c. Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. _____ Assignment Papers (cover sheet & documents(s))
9. _____ a. 37 CFR 3.73(b) Statement (where there is an assignee)
_____ b. Power of Attorney
10. _____ English Translation Document (if applicable)
11. _____ a. Information Disclosure Statement (IDS)/PTO-1449
_____ b. Copies of IDS Citations
12. _____ Preliminary Amendment
13. X _____ Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
14. _____ a. Small Entity Statement(s)
_____ b. Statement filed in prior application, Status still proper and desired
15. _____ Certified Copy of Priority Document(s) (if foreign priority is claimed)
16. X _____ Other: Copy of postcard with Express Mail Certificate of Mailing

17. If a **CONTINUING APPLICATION**, check appropriate box and supply the requisite information:

_____ Continuation _____ Divisional _____ Continuation-in-part (CIP)
of prior application No: _____

18. Correspondence Address

_____ Customer Number or Bar Code Label _____
(Insert Customer No. or Attach Bar Code Label here)
or

X _____ Correspondence Address Below

NAME Jeffrey S. Draeger Reg. No. 41,000

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

ADDRESS 12400 Wilshire Boulevard

Seventh Floor

CITY Los Angeles STATE California ZIP CODE 90025-1026

Country U.S.A. TELEPHONE (408) 720-8300 FAX (408) 720-9397

JCS58 U.S. PTO
09/608159



EXPRESS MAIL CERTIFICATE OF MAILING

"Express Mail" mailing label number: EL 431 891 515 US

Date of Deposit: JUNE 30, 2000

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to the Assistant Commissioner for Patents, Washington, D. C. 20231

CORRIE THAYER
(Typed or printed name of person mailing paper or fee)

Corrie Thayer
(Signature of person mailing paper or fee)

6-30-00
(Date signed)

Serial/Patent No.: *** Filing/Issue Date: June 30, 2000
Client: Intel Corporation
Title: A METHOD AND APPARATUS FOR AN INTEGRATED CIRCUIT HAVING FLEXIBLE-RATIO FREQUENCY DOMAIN CROSS-OVERS
BSTZ File No.: 42390.P8701 Atty/Secty Initials: JCS/clt
Date Mailed: 6-30-00 Docket Due Date: ***

The following has been received in the U.S. Patent & Trademark Office on the date stamped hereon:

- ☐ Amendment/Response (____ pgs.)
- ☐ Appeal Brief (____ pgs.) (in triplicate)
- ☒ Application - Utility (37 pgs., with cover and abstract)
- ☐ Application - Rule 1.53(b) Continuation (____ pgs.)
- ☐ Application - Rule 1.53(b) Divisional (____ pgs.)
- ☐ Application - Rule 1.53(b) CIP (____ pgs.)
- ☐ Application - Rule 1.53(d) CPA Transmittal (____ pgs.)
- ☐ Application - Design (____ pgs.)
- ☐ Application - PCT (____ pgs.)
- ☐ Application - Provisional (____ pgs.)
- ☐ Assignment and Cover Sheet
- ☒ Certificate of Mailing
- ☒ Declaration & POA (5 pgs.) **unsigned**
- ☐ Disclosure Docs & Orig & Copy of Invention Signed Letter (____ pgs.)
- ☒ Drawings. 10 # of sheets includes 12 figures

- ☒ Express Mail No.: EL431891515US ☒ Check No. 36181
- ☐ Month(s) Extension of Time Amt: \$1242.00
- ☐ Information Disclosure Statement & PTO 1449 (____ pgs.) ☐ Check No. _____
- ☐ Issue Fee Transmittal Amt: _____
- ☐ Notice of Appeal
- ☐ Petition for Extension of Time
- ☐ Petition for _____
- ☒ Postcard
- ☐ Power of Attorney (____ pgs.)
- ☐ Preliminary Amendment (____ pgs.)
- ☐ Reply Brief (____ pgs.)
- ☐ Response to Notice of Missing Parts
- ☐ Small Entity Declaration for Indep. Inventor/Small Business
- ☒ Transmittal Letter, 3 pages
- ☒ Fee Transmittal, in duplicate 2 pages

☐ Other: _____

UNITED STATES UTILITY PATENT APPLICATION

FOR

A METHOD AND APPARATUS FOR AN INTEGRATED CIRCUIT HAVING
FLEXIBLE-RATIO FREQUENCY DOMAIN CROSS-OVERS

Inventors:

Jeffrey R. Wilcox
Gad S. Scheaffer

42390.P8701

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN

12400 Wilshire Boulevard, Seventh Floor
Los Angeles, California 90025-1026
(408) 720-8598

EXPRESS MAIL CERTIFICATE OF MAILING

"Express Mail" mailing label number EL 431 891 515 US
Date of Deposit June 30, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Connie Thayer

(Typed or printed name of person mailing paper or fee)

Connie Thayer 6-30-00
(Signature of person mailing paper or fee)

A METHOD AND APPARATUS FOR AN INTEGRATED CIRCUIT HAVING
FLEXIBLE-RATIO FREQUENCY DOMAIN CROSS-OVERS

5

BACKGROUND

1. Field

The present disclosure pertains to the field of integrated circuits. More particularly, the present disclosure pertains to integrated circuits having multiple clock domains and cross-over logic to allow different portions of such integrated circuits to operate in such different clock domains.

2. Description of Related Art

Some integrated circuits allow internal portions to operate faster than the integrated circuit communicates with other components. Such integrated circuits are often referred to as having different clock domains. As semiconductor fabrication improvements are made and various portions of the integrated circuit are fine tuned, it often becomes possible to operate internal portions of such integrated circuits at higher frequencies. However, changing the frequency at which the integrated circuit communicates with other components is typically more difficult because the other components may need to be altered as well.

Accordingly, providing flexible interfaces to allow different clocking domains to continue operating at different frequencies may be advantageous. Such flexible interfaces

may allow many different frequencies to be used for an internal clock domain while still fitting within a single or a limited set of external configurations.

Figure 1a illustrates one prior art integrated circuit 100. The integrated circuit 100 includes a core 120 that operates at a first frequency (f_A) and a bus interface 110 that operates at a second frequency (f_B). In this prior art processor, cross-over circuitry is used to implement integral fractional ratios of bus to core frequency (n/m). An integral fractional frequency ratio means that one frequency is n/m times the other frequency, where n and m are integers greater than zero. In this case, the bus frequency is n/m times the core frequency. Details of one prior art cross-over circuit are discussed in US Patent 5,471,587.

Figure 1b illustrates another prior art integrated circuit 130. The integrated circuit of Figure 1b includes three frequency domains. The first frequency domain 160 operates at the highest frequency (f_A). This highest frequency is twice the frequency of a second frequency domain 150 (f_B). Such straightforward 2:1 clock frequency crossings allows even higher performance for portions such as the integer arithmetic and logic unit of a microprocessor. The frequency of the first frequency domain 160, however, is directly tied to the frequency of the second frequency domain 150. Additionally, since high performance is often crucial in such an arrangement and because prior art cross-over circuitry for fractional clock domain interfaces may have significant performance penalties, such secondary clock domain crossings typically do not include complex domain crossing logic.

The system of Figure 1b also includes a bus interface 140 that operates at a third frequency (f_C). The bus interface 140 may operate at one of a few integral fractional

frequency ratios (n/m) to the second frequency domain 150. This single integral fractional ratio interface only allows two variable frequency domains. A variable frequency domain has an operating frequency that can be adjusted with respect to other frequency domains or held constant while the other domain operating frequencies change. The operating
5 frequency for a variable frequency domain may be directly selectable or may be selected by changing a ratio which defines the operating frequency with respect to that of another frequency domain. In the system of Figure 1b, the bus interface 140 is one variable frequency domain, and the combination of the fixed-ratio domains, the first frequency domain 160 and the second frequency domain 150, together forms a second variable
10 frequency domain.

Accordingly, prior art integrated circuits, do not implement multiple flexible clock domain interfaces and/or do not have adequately flexible and high performance frequency domain cross-overs.

Brief Description of the Figures

The present invention is illustrated by way of example and not limitation in the figures of the accompanying drawings.

5 Figure 1a illustrates a prior art processor with two frequency domains.

Figure 1b illustrates a prior art processor with three frequency domains, with two of the frequency domains being set at a fixed ratio of operating frequencies.

Figure 2 illustrates one embodiment of a processor having multiple variable frequency domains.

10 Figure 3 illustrates another embodiment of a processor having multiple variable frequency domains.

Figure 4 illustrates one embodiment of assertion and response logic for a cross-over element.

Figure 5 illustrates additional details of one embodiment of a cross-over element.

15 Figure 6a illustrates a process performed by one embodiment of a writer element.

Figure 6b illustrates another process performed by one embodiment of writer element.

Figure 7 illustrates a process performed by one embodiment of a reader element.

20 Figure 8 illustrates one embodiment of the assertion logic and a set/reset latch of a writer element.

Figure 9 illustrates one embodiment of the response logic of a writer element.

Figure 10 illustrates various clocking signals as used to generate mask and live signals for one embodiment in a particular clocking ratio of n:m equal to 6:14.

[illegible]

5

15

processor to interface with multiple different external buses, each having a limited fixed

or to bus frequencies commonly used by existing or expected to be used in anticipated future products.

In the embodiment of Figure 2, the processor 200 also includes a memory controller and graphics domain 215 and a central processor domain 220. The central processor domain 220 is operable and a set of N CPU frequencies ($f_{\text{CPU}} = \{f_{\text{CPU-1}} \dots f_{\text{CPU-N}}\}$). The memory controller and graphics domain 215 has an operating frequency that is a function of the central processor operating frequency. For example, the memory controller and graphics domain 215 may have an operating frequency that is a fraction of or a multiple of the central processor operating frequency.

In order to facilitate communication between the various frequency domains, the processor 200 includes cross-over logic 230 and cross-over logic 235. Cross-over logic 235 provides an interface between the memory controller and graphics domain 215 and the bus interface 210. Cross-over logic 230 provides an interface between the memory controller and graphics domain 215 and the memory interface domain 225. In one embodiment, the cross-over logic provides deterministic signal crossing regardless of the particular frequencies chosen for the interfaced domains. The frequencies of the individual domains may be selected by choosing one or more absolute frequencies and/or by choosing a frequency ratio. The central processor domain 220 may communicate with the memory controller and graphics domain 215 via a bus interface similar to one used in prior art non-integrated devices (e.g., a separate processor and memory control hub communicate over a front side bus), or may instead use a cross-over circuit to achieve additional frequency options.

Figure 3 illustrates another embodiment of a processor 300 having multiple

variable frequency domains. Similarly to the processor 200 in Figure 2, the processor 300 includes a memory interface domain 325 to interface with a memory subsystem 340. In some embodiments, the memory interface domain 325 may operate at one-fourth the frequency of a clocking frequency for a clock-to-memory (CTM) clock used to synchronize transactions on a memory bus 327. Such an arrangement may be used when a Rambus™ memory subsystem is used. Other embodiments may use other known or otherwise available memory subsystems and may be clocked differently.

As illustrated in Figure 3, the frequency for the memory interface domain 325 is limited to a set of M memory interface frequencies ($f_{MI} = \{f_{MI-1} \dots f_{MI-M}\}$). The processor 300 also includes a bus interface 310 to interface with a bus 345. Again, I/O components or other components such as an I/O control hub 350 may be directly or indirectly coupled to the bus 345. The bus may also have a limited set of operating frequencies. Consequently, the bus interface has its own set of L operating frequencies ($f_{BI} = \{f_{BI-1} \dots f_{BI-L}\}$) as previously discussed with respect to Figure 2.

In the embodiment of Figure 3, the processor 300 includes a memory controller and graphics domain 315 and a central processor domain 320. The central processor domain 320 is operable at a set of N CPU frequencies ($f_{CPU} = \{f_{CPU-1} \dots f_{CPU-N}\}$). The CPU frequencies begin at a base frequency (f_{BASE}) and are equal to the base frequency plus an integral multiple of an incremental frequency (f_i). The memory controller and graphics domain 315 has an operating frequency that is an integral fraction of the central processor operating frequency (F_{CPU}/p). For example, the memory controller and graphics domain 315 may have an operating frequency that is one-third or one-fourth of the central processor operating frequency. In order to facilitate communication between the various

Table 1: Ratio of Graphics and Memory Control Domain Operating Frequency to
Memory Interface Speed with Memory Interface Speed (CTM) at 400MHz

	GFX + MC @ Core/3 CTM @ 400 MHz		GFX + MC @ Core/4, CTM @ 400 MHz	
Core frequency	GFX & MC frequency	cross over ratio	GFX & MC frequency	cross over ratio
467	156	9:14	117	12:14
500	167	9:15	125	12:15
533	178	9:16	133	12:16
567	189	9:17	142	12:17
600	200	9:18	150	12:18
633	211	9:19	158	12:19
667	222	9:20	167	12:20
700	233	9:21	175	12:21
733	244	9:22	183	12:22
767	256	9:23	192	12:23
800	267	9:24	200	12:24
833	278	9:25	208	12:25
867	289	9:26	217	12:26
900	300	9:27	225	12:27
933	311	9:28	233	12:28
966	322	9:29	242	12:29
1000	333	9:30	250	12:30

Table 2: Ratio of Graphics and Memory Control Domain Operating Frequency to
Memory Interface Speed with Memory Interface Speed (CTM) at 356 MHz.

	GFX + MC @ Core/3 CTM @ <i>266 MHz</i>		GFX + MC @ Core/4, CTM @ <i>266</i> <i>MHz</i>	
Core frequency	GFX & MCH frequency	cross over ratio	GFX & MCH frequency	cross over ratio
467	156	8:14	117	32:42
500	167	8:15	125	32:45
533	178	8:16	133	32:48
567	189	8:17	142	32:51
600	200	8:18	150	32:54
633	211	8:19	158	32:57
667	222	8:20	167	32:60
700	233	8:21	175	32:63
733	244	8:22	183	32:66
767	256	8:23	192	32:69
800	267	8:24	200	32:72
833	278	8:25	208	32:75
867	289	8:26	217	32:78
900	300	8:27	225	32:81
933	311	8:28	233	32:83
966	322	8:29	242	32:86
1000	333	8:30	250	32:89

Table 3: Ratio of Graphics and Memory Control Domain Operating Frequency to Bus
Interface Clock (BLCK) at 66 MHz.

	GFX + MC @ Core/3 BCLK @ 66 MHz		GFX + MC @ Core/4, BCLK @ 66 MHz	
Core frequency	GFX & MCH frequency	cross over ratio	GFX & MCH frequency	cross over ratio
467	156	6:14	117	8:14
500	167	6:15	125	8:15
533	178	6:16	133	8:16
567	189	6:17	142	8:17
600	200	6:18	150	8:18
633	211	6:19	158	8:19
667	222	6:20	167	8:20
700	233	6:21	175	8:21
733	244	6:22	183	8:22
767	256	6:23	192	8:23
800	267	6:24	200	8:24
833	278	6:25	208	8:25
867	289	6:26	217	8:26
900	300	6:27	225	8:27
933	311	6:28	233	8:28
966	322	6:29	242	8:29
1000	333	6:30	250	8:30

5

As can be seen from the wide variety of ratios available in this embodiment, having multiple flexible domain cross-over circuits allows a relatively large number of internal frequencies to be chosen while still enabling the processor 300 to interact with the external interfaces that are limited to a few predetermined frequencies.

10

This flexibility may be highly advantageous due to interrelated product marketing and fabrication concerns. Typically, and integrated circuit product is introduced at a first frequency or performance level. As time goes on, efforts to fine tune internal circuitry and/or to improve the fabrication process leads to the ability to operate the overall

integrated circuit at a higher frequency. Unfortunately, the external interfaces may be limited to a few frequency values. Therefore, unless a flexible domain interfacing approach is used, incremental gains in processing frequency may not be available. For example, in the above-described embodiment, frequency gains which move processor
5 performance to 833 MHz from 800 MHz may be realized because the cross-over logic 330 allows both 9:24 and 9:25 ratios (for 400MHz CTM) and the cross-over logic 335 allows both 6:24 and 6:27 ratios.

Additionally, the manufacturing process does not result in all parts operating identically. Some lots of semiconductor wafers turn out faster than others, and speed and
10 other characteristics may differ not only from lot to lot, but also from wafer to wafer, and even chip to chip. As a result, not all parts perform identically. A highly flexible interface allows parts to be separated into larger numbers of different performance bins. Accordingly, the parts on average can be sold at higher performance levels since there is a finer granularity between the bins.

15 Figure 4 illustrates one embodiment of assertion and response logic which may be used in cross-over circuits such as those shown in Figures 2 and 3. The embodiment shown in Figure 4 has a writer element in a writer domain and a reader element in a reader domain. The purpose of the reader and writer elements is to track, in respectively the reader and writer domains, the status of a latch element that holds data to be
20 transferred from the writer to the reader. The writer element includes writer response logic 400, a writer set/reset latch 405, and writer assertion logic 410. The reader element includes reader response logic 415, a reader set/reset latch 420, and reader assertion logic 425. The writer element communicates with the reader element by toggling a writer

indicator signal 412 which is received by the reader response logic. Similarly the reader element communicates with the writer element by toggling a reader indicator signal 426. Since the writer element operates in the writer frequency domain and the reader element operates in the reader frequency domain, the reader and writer indicator signals cross
5 between the two frequency domains.

When the latch element tracked by the reader/writer pair is ready to accept data from the writer domain, the set/reset latch 405 so indicates by generating a free signal (FREE). When data is written into the latch element, a write signal (WRITE) is received by the writer assertion logic 410. In response, the writer assertion logic 410 toggles the
10 writer indicator signal. If the writer indicator signal is unmasked (masking to be further discussed below), then the reader response logic 415 communicates that data is available in the latch element through the set/reset latch 420 which then asserts a valid signal (VALID).

When logic in the reader domain has received the data item from the latch
15 element, a read signal (READ) is asserted to the reader assertion logic 425. The reader assertion logic 425 signals the set/reset latch 420, which deasserts the valid signal, and toggles the reader indicator signal. The writer response logic 400 responds when the reader indicator signal is unmasked by resetting the set/reset latch 405 to indicate that the latch element is now free to receive other data.

20 The reader and writer elements may be duplicated to form an array of storage elements as shown by the memory element array or cross-over stack 505 in Figure 5. The cross-over stack 505 allows a series of latches (not shown separately) to be arranged in a first-in-first-out (FIFO) cross-over array. Individual reader and writer elements (as

shown in Figure 4) may be used to track (in both domains) the status of data in each latch element in the cross-over array. In other words, for each latch in the cross-over FIFO, there is a reader/writer pair as shown in Figure 4. Thus, the status of each latch entry is tracked in both domains. The reader and writer indicator signals provide cross-domain communication. In embodiments where groups of signals cross frequency domains, a single reader/writer pair may track the status of a group of latches for a bus or other group of signals which is transferred together.

As shown in Figure 5, a writer interface 500 and a reader interface 550 interface the cross-over stack 505 to the reader and writer domains. Since the cross-over stack 505 is an array with multiple elements (e.g., arranged in a FIFO), the writer interface 500 includes a write address sequencer 515 to track which FIFO entry to store data in and which status bit to update. The write address sequencer is advanced when there is a free entry (WCGET) and there is write data available (WCAVAIL), as indicated by an AND gate 520, and a write strobe occurs.

The operations undertaken by the writer domain logic in one embodiment are shown in Figure 6a. When a write cycle is available from the writer domain, the request is transmitted as indicated in block 600. First, the writer domain logic asserts the WCAVAIL signal (Fig. 5). The write address sequencer 515 provides a pointer to the current open entry in the FIFO to a write selector 510. If there are no free latch elements in the FIFO, the data cannot be buffered by the cross-over logic and the logic remains waiting as indicated in block 610 until space is available.

If there is a free latch element, the writer interface logic writes to that latch as indicated in block 615. To write to the latch element, the write selector 510 asserts one of

sequencer 560 also assures that a selector 555 provides the correct reader data (RDATA) to the reader domain.

Once the reader domain has received the data, as indicated in block 720, it signals to the reader interface 550 (via RRSTB) that the data has been read. A write selector 575
5 responsively passes a read signal (READ) to the reader assertion logic 425. The reader assertion logic 425 toggles the reader indicator signal as indicated in block 730. The reader assertion logic 425 also clears the valid bid in the set/reset latch 420 as indicated in block 740. The read address sequencer 560 operates in the reader frequency domain, as indicated by the RCLK signal coupled thereto.

10 Upon the reading of the data (RRSTB asserted), the read address sequencer moves its pointer to the next FIFO entry in the next clock cycle. The read address sequencer is advanced when a read strobe (RRSTB) occurs and the reader can receive data (RCGET) and the data is available (RCAVAIL), as indicated by an AND gate 565. Accordingly, the reader domain logic independently consumes data from the FIFO array at a rate
15 independent of the writer domain (assuming there is data available). The writer domain fills the FIFO using its own write address sequencer 515. Thus, a sustained rate determined by the slower of the writer and reader may be obtained. Moreover, the FIFO depth can be adjusted in order to improve performance based on expected utilization.

Referring to Figure 6b, the operations of one embodiment of the writer domain
20 logic when receiving the reader indicator signal are shown. In particular, the writer response logic 400 (Figure 4) may perform the operations of Figure 6a. If a change in the state of the reader indicator signal is detected in block 650, then the writer response logic 400 sets the writer domain bit stored by the set/reset latch 405 to indicate that the FIFO

entry is free (block 655). Accordingly, when the write address sequencer 515 again reaches this entry, the writer domain will be allowed to write new data into the FIFO.

One embodiment of the assertion logic and set/reset latch for a writer element is shown in Figure 8. In this embodiment, a wr_anycchange signal indicates when the writer response logic has detected a change in state of the reader indicator signal from the reader. A NOR gate 805 combines the wr_anycchange signal with the output of a latch 815. The output of the NOR gate 805 is inverted by an inverter 820 to generate the free signal (FREE) that indicates whether the latch element being tracked is free to accept data.

The latch 815 has a set input which is connected to WRSTB, thereby setting the latch when a write occurs to store data in the latch element being tracked. The latch 815 is clocked by the writer domain clock signal WCLK. The data input of the latch 815 is coupled to receive the output of a NOR gate 810. The NOR gate 810 has one input coupled to receive the output of the NOR gate 805 and one input coupled to receive a write_cycle signal. The write_cycle signal is generated by an AND gate 825 having a first input that receives the free signal and a second input that receives the write signal (WRITE). Thus, write_cycle is asserted if the data latch element is available and a write cycle is being presented.

An exclusive-OR gate 840 is coupled to receive the write_cycle signal and the output of a latch 845 (write_sig_d). The output of the exclusive-OR gate 840 is coupled to the data input of the latch 845. The latch 845 is clocked by WCLK and cleared by WRSTB. A second exclusive-OR gate 835 has a first input coupled to the output of the latch 845 and a second input coupled to receive a write_live signal generated by an AND

gate 830. Thus, the writer assertion logic generates a transition (may be a 1-to-0 or 0-to-1 transition) on the write indicator either when either a WRITE is clocked in to the latches or immediately when a WRITE is received and the send live (SND_LIVE) signal is active. The send live signal indicates that there is sufficient propagation time to meet the
5 setup of latches in the receiving domain and therefore allows bypassing of the writer assertion logic indicator generating flip flop.

Figure 9 illustrates one embodiment of writer response logic. The writer response circuit in Figure 9 ultimately generates the wr_anychange signal which is supplied to the writer set/reset circuit. An OR gate 950 generates the wr_anychange signal from a
10 wr_fallchange signal and a wr_risechange signal. The wr_fallchange signal indicates that a change in the reader indicator signal has been detected at a falling edge of the writer domain clock (WCLK). Similarly, the wr_risechange signal indicates that a change in the reader indicator signal has been detected at a rising edge of WCLK.

The wr_fallchange signal is generated by a multiplexer 945. The multiplexer 945
15 selects from either the output of an AND gate 910 or a latch 925. The latch 925 is clocked by WCLK and reset by the a write strobe (WRSTB) if data is written to the corresponding FIFO latch. The latch 925 receives data at its input from an AND gate 920. The AND gate 920 has a first input coupled to receive wr_risechange after being inverted by an inverter 930 and a second input coupled to the output of the AND gate
20 910. The AND gate 910 has a first input coupled to an output of a latch 970 and a second input coupled to the output of an exclusive-OR gate 915.

The exclusive-OR gate 915 has its first input coupled to the output of a multiplexer 975. The multiplexer 975 has a first input coupled to a wr_history signal

which is output by a latch 900. The second input of the multiplexer 975 is coupled to an output of a latch 955. The output of a latch 965 is the control input for the multiplexer 975.

The latch 900 receives its data input from a four input multiplexer 905 and has the
5 WCLK and WSTRB signal respectively connected to its clock and clear inputs. The multiplexer 905 has two inputs coupled to the output of a latch 960. The third input of the multiplexer 905 is coupled to the output of the latch 955. The fourth input of the multiplexer 905 is coupled to the output of the latch 900 (wr_history). The latch 970 has the SND_FALL signal as its data input, the WCLK signal as its clock input, and the
10 WRSTB signal as a clear input. Similarly, the latch 965 has the SND_RISE signal as its data input, the WCLK signal as its clock input and the WRSTB signal as its clear input. The latches 960 and 955 receive as their data inputs the reader indicator signal from the reader assertion logic. Each has the WCLK signal as its clock and the WRSTB signal as a clear input. The output of the latch 955 is connected to an exclusive-OR gate 940,
15 which combines the latch output with the wr_history signal, the output of the latch 900. An AND gate 935 combines the output of the exclusive-OR gate 940 with the output of the latch 965 to generate the wr_risechange signal.

The SND_RISE and SND_FALL signals are masks which indicate whether the logic is permitted to observe an indicator signal from the other domain during a particular
20 cycle for both the rising edge sample and the falling edge sample. Having both of these half cycles available increases the number of possible edges which capture the indicator signal from the opposite domain. Depending on the timing constraints on the cross-over logic, sampling on one of the edges may be disabled.

When permitted to make observations by the mask signals, the writer response logic compares the state of the reader indicator signal with the value at the last sample. A change in state of the reader indicator signal indicates that the reader domain has signaled consumption of a data item. The wr_anycchange signal clears the set/reset latch (see 5 Figure 8), indicating that the FIFO element is now free. The last sampled value is stored at the end of the writer domain clock cycle for comparison during the next cycle. If both edges are able to observe changes in the reader indicator signal during a particular clock, the falling edge sample is stored, since it is the most recent.

The multiplexer 945 is controlled by a write half cycle signal (WHalfcyc). The 10 write half cycle signal indicates (by selecting the input from AND gate 910) that there is sufficient time available to allow wr_anycchange to be sampled at the half-cycle point. If WHalfcyc is asserted to allow samples to be detected on the falling edge, only one half cycle may be available to propagate wr_anycchange to the set/reset latch and to any other receiving logic. WHalfcyc may be controlled by a static configuration bit to allow the 15 same cross-over logic to be used in situations whether or not the half cycle option is feasible.

Reader assertion and response logic may be designed similarly to the writer assertion and response element as these elements are alike in function. The free bit in the writer domain is replaced by the valid bit in the reader domain (an inversion may be desirable). As is true with the WHalfcyc signal (and consequently also true of the 20 symmetric RHalfcyc signal), some of the features of the cross-over logic may not be needed in some situations. One of skill in the art will recognize that the disclosed invention may be practiced with a subset of features as desired for a particular clock domain crossing situation.

As shown in Figures 5 and 9, various mask signals such as SND_RISE and SND_FALL as well as “live” signals may be used to facilitate domain crossings in some embodiments. In Figure 5, a mask generator 530 is shown generating the SND_LIVE, SND_RISE, SND_FALL, RCV_FALL, and RCV_RISE signals. Due to the symmetry of the SND and RCV signals, only the send signals are further discussed. The “live” mask looks forward and allows signals to pass directly to the other domain without passing through the assertion logic flip flop if there is sufficient time from the current edge to the next edge in the other domain. The data is thus passed “live” if there is sufficient time to send meet the setup to the receiving latches in the other domain.

The normal masks (SND/RCV_RISE/FALL) look backward and are based on the distance to the previous edge in the other domain. That is, rising normal masks look backward from the rising edge for the detection logic and determine if there is sufficient setup from the rising edge of the other clock domain. Similarly, normal falling masks look backward from the rising edge for the detection logic and determine if there is sufficient setup from the falling edge of the other clock domain.

The mask generator 530 generates masks with on-the-fly calculations to digitally measure the nominal edge-to-edge spacing. The term “on-the-fly” is used here to refer to calculations performed while the mask generator is operating, as opposed to calculations performed in the design phase of the circuit which are incorporated or hard-coded into logic. To perform these on-the-fly calculations, the mask generator 530 receives the n and m values that define the n:m cross-over frequency ratio (WCLK_Nval and RCLK_Mval). Additionally, the mask generator 530 receives the clocks (RCLK and WCLK) and the read and write strobes (WRSTB and RRSTB, which function as reset

signals) as well as a beat indicator that indicates points of alignment between the two clock domains. The beat indicator may be used to periodically align all mask signals.

A unit of a tick, which is shorter in time than any of the clock cycles involved, is used to perform calculations to evaluate edge-to-edge spacing. Using on-the-fly calculations allows much more flexibility than prior art solutions which only support a few predetermined ratios with dedicated mask or clock configurations for each different ratio. The tick specifies the minimum resolution of the system, and in one embodiment may be the period of the central processor divided by twenty-four (giving a tick range of 41-89 picoseconds for one embodiment).

Figure 10 illustrates an example to explain the edge spacing calculations. In Figure 10, clocks with a 14:6 ratio are shown. In terms of the generic units (ticks), consider the period of ClkM to be six ticks and ClkN to be 14 ticks. The actual period of time or length of a tick is not critical. For each cycle of ClkM, 6 ticks have passed, and for each cycle of ClkN, 14 ticks have passed. Starting from a point where both clocks are aligned (determined by the WCLKBEAT and RCLKBEAT signals), it is possible for logic in one domain to track the position of the edges of the other clock by simply counting the number of ticks from the aligned edge and comparing that with the period of the other clock.

For example, MCountRise indicates the spacing, in terms of ticks, from the ClkM rising edge at the end of the cycle to the closest ClkN edge before that particular point in time. During the first cycle of ClkM, MCountRise indicates 6, meaning that on the rising ClkM edge after the aligned edge, the closest previous ClkN edge is 6 ticks away. This closest edge happens to be the aligned edge in this cycle. MCountRise increases in

increments of the period of ClkM (6 ticks). When MCountRise exceeds the value of the period of ClkN (14 ticks), MCountRise rolls over, taking the value it counted and replacing it with the remainder value after an integer division by the period of ClkN. This is shown in the third cycle where MCountRise has counted to 18 but is reduced to 4,
5 which is the remainder after the division of 18 by 14.

Analogous techniques are used to generate MCountFall, NCountRise, and NCountFall. MCountFall indicates the distance from a ClkM falling edge to the closest previous rising edge of ClkN. The falling measurement operates like the rising measurement except that different initial conditions are loaded into the counter to reflect
10 the half cycle offset. NCountRise and NCountFall are computed in the same manner as MCountRise and MCountFall. Additionally, the operation of the mask generation logic for other m:n frequency ratios may be performed in a like manner by changing the base m and n counts that are used.

The live counters track how close the next rising or falling edge of ClkN is from
15 the rising edge of ClkM that starts the cycle (see Live CntMF as noted on the ClkN waveform). The live rise and fall counters operate on the same principle, but they count with a value of the difference of the periods. The live counters also roll over when they reach the ClkN period in the same manner as the MCountRise and MCountFall counters.

The counters give a measurement with which to determine the duration between
20 clock edges in any given period. The masks themselves are generated by comparing the value measured for the edge to edge spacing against a predetermined threshold. The threshold represents a value below which setup time may be violated when sending an indicator signal from the assertion logic to the response logic within a cross-over element.

A programmable register, hard coded logic, or other structure may be used to indicate the predetermined threshold. Using these techniques, masks and “live” signals may be provided for any m:n frequency ratio.

Thus, a method and apparatus for an integrated circuit having flexible-ratio
5 frequency domain cross-overs is disclosed. While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to be understood that such embodiments are merely illustrative of and not restrictive on the broad invention, and that this invention not be limited to the specific constructions and arrangements shown and described, since various other modifications may occur to those ordinarily skilled in the
10 art upon studying this disclosure.

What is claimed is:

1. An integrated circuit comprising:

at least three cooperating frequency domains having variable operating frequencies;

cross-over logic to allow integral fractional ratio frequency domain cross-overs between more than one pair of frequency domains.

2. The integrated circuit of claim 1 wherein said cross-over logic is capable of providing at least sixteen different cross-over ratios.

3. The integrated circuit of claim 1 wherein said at least three cooperating frequency domains comprise:

a processor domain operable at a relatively large number of different frequencies;

a memory control domain;

a memory interface domain operable at a first relatively small number of frequencies, said first relatively small number being less than one-half of the relatively large number;

a bus interface domain operable at a second relatively small number of frequencies, said second relatively small number also being less than one-half the relatively large number.

4. The integrated circuit of claim 1 further comprising a mask generator circuit to compute and generate masking signals for said cross-over logic on the fly using selectable cross-over ratios.
5. An integrated circuit comprising:
- a first portion operable at a first operating frequency chosen from a first plurality of frequencies;
 - a second portion operable at a second operating frequency chosen from a second plurality of frequencies, said second operating frequency being selectable to have at least two different mathematical relationships to said first operating frequency, said second portion to operate in cooperation with said first portion;
 - a third portion operable at a third operating frequency chosen from a third plurality of frequencies, said third plurality of frequencies and said first plurality of frequencies having at least some differing members, said third portion to operate in cooperation with at least one of said first portion and said second portion.
6. The integrated circuit of claim 5 wherein said first plurality of frequencies comprises a plurality of frequencies equal to the base frequency plus sequential integral multiples of an incremental frequency
7. The integrated circuit of claim 5 wherein said first portion is a processor portion, said

second portion comprises a graphics accelerator and memory interface logic, and said third portion comprises memory control logic.

8. The integrated circuit of claim 5 wherein said second operating frequency is an integral fraction of said first operating frequency.
9. The integrated circuit of claim 5 wherein said third portion is an external interface portion.
10. The integrated circuit of claim 9 further comprising a second external interface portion, said second external interface portion to cooperate with at least one of the first portion and the second portion and to operate at a different frequency than said at least one of the first portion and the second portion.
11. The integrated circuit of claim 5 further comprising:
 - a fourth portion operable at a fourth operating frequency, said fourth portion cooperating with said second portion, said fourth operating frequency being an integral fractional ratio of said second operating frequency for at least one of said second plurality of frequencies.
12. A system comprising:
 - an integrated circuit comprising:
 - a CPU portion to operate at a selectable first frequency which is one of a

domain;

a plurality of reader status bits, each of said plurality of reader status bits
corresponding one of said plurality of storage elements an element in said

FIFO array;

a writer sequencer to maintain a writer FIFO pointer in a writer frequency
domain;

a plurality of writer status bits, each of said plurality of writer status bits
corresponding to one of said plurality of storage elements in said FIFO
array.

15. The apparatus of claim 14 wherein each writer assertion logic and reader response
logic element pair comprises:

writer assertion logic operable in said writer frequency domain to generate a
first signal transition to indicate data is available, said first signal
transition being either a positive transition or a negative transition, either
of said positive transition and said negative transition indicating that said
data is available;

reader response logic operable in said reader frequency domain to generate a
second signal transition to indicate that said data has been received, said
second signal transition being either the positive transition or the negative
transition, either of said positive transition and said negative transition
indicating that data has been received.

16. A clock domain cross-over apparatus comprising:

- a plurality of latches to latch data items;
- an array of status bits comprising one valid bit and one free bit for each of said plurality of latches;
- writer logic to receive data into one of said plurality of latches and to toggle a writer indicator signal to cause a valid bit for that latch to be set;
- reader logic to read data from one of said plurality of latches and to toggle a reader indicator signal to cause a free bit for that latch to be set;
- masking circuitry to delay toggling on said writer indicator signal and said reader indicator signal to maintain setup times above a predetermined threshold.

17. The apparatus of claim 16 wherein said plurality of latches forms a FIFO array for data items and wherein said writer logic comprises a writer pointer and said reader logic comprises a reader pointer.

18. The apparatus of claim 17 wherein said writer logic is coupled to receive a writer half cycle signal to allow said writer logic to accept said reader indicator signal at half cycle points and wherein said reader logic is coupled to receive a reader half cycle signal to allow said reader logic to accept said writer indicator signal at half cycle points.

19. The apparatus of claim 16 wherein said reader logic comprises a reader set/reset latch

to generate said reader indicator signal and wherein said writer logic comprises a writer set/reset latch to generate said writer indicator signal.

20. The apparatus of claim 19 further comprising write live circuitry to bypass the writer set/reset latch to generate the writer indicator signal.

21. The apparatus of claim 16 wherein said masking circuitry comprises mask computation circuitry to compute from a selected frequency ratio when masks should be generated to maintain setup times above said predetermined threshold.

22. An integrated circuit comprising:

- a first portion operable at a first plurality of frequencies, said first portion to operate in a first frequency domain;

- a second portion operable at a second plurality of frequencies that are a ratio n/m to said first portion, said second portion to operate in a second frequency domain;

- crossover logic between said first portion and said second portion, said crossover logic comprising:

- a plurality of latches arranged as a FIFO array;

- a plurality of status bits comprising:

- a plurality of free bits;

- a plurality of valid bits;

- a writer element to maintain a write pointer to said FIFO array in said

first frequency domain;

a reader element to maintain a read pointer to said FIFO array in said

second frequency domain;

domain crossing handshake circuitry to update said plurality of free

bits and said plurality of valid bits.

23. The integrated circuit of claim 22 wherein said domain crossing handshake circuitry comprises:

writer assertion logic to toggle a writer indicator signal to either a first or a

second logic value to indicate available write data;

reader response logic to receive said writer indicator signal and to indicate that

valid data is available responsive to the writer indicator signal toggling to

either the first or the second logic value;

reader assertion logic to toggle a reader indicator signal to either the first or

the second logic value to indicate that a data item has been used;

writer response logic to receive said reader indicator signal and to indicate that

a free FIFO entry is available responsive to the reader indicator signal

toggling to either the first or the second logic value.

24. A mask generator comprising:

a writer clock N value input to receive an N value indicative of a first number

of ticks for a first frequency domain;

a reader clock M value input to receive an M value indicative of a second

number of ticks for a target frequency domain;
a predetermined setup time indicator to indicate a minimum setup time, said
minimum setup time being a minimum number of ticks;
mask signal generation circuitry to compute and generate a mask signal from
programmable values of N and M to mask signal transitions that occur
within said minimum number of ticks in said target frequency domain of a
transition of a clock signal in said target frequency domain.

25. The mask generator of claim 24 wherein said predetermined setup time indicator is
programmable to change the minimum setup time.

26. A method of transferring data from a first clock domain to a second clock domain,
comprising:

storing a data item in a first entry in an array;
marking a free bit to indicate that said first entry is not free;
signaling the data item is available by toggling to any state a writer indicator;
continuing to receive data items in said array while free entries are available;
receiving said data item in said second clock domain;
signaling that the data item has been received by toggling to any state a reader
indicator.

27. The method of claim 26 wherein signaling the data item is available comprises
masking the writer indicator if less than a predetermined minimum setup time is

Description		Value
Basic Statistics		
N	100	
Mean	50.00	
Std. Deviation	10.00	
Minimum	30.00	
Maximum	70.00	
Descriptive Statistics		
Statistic	Value	
Mean	50.00	
Std. Deviation	10.00	
Minimum	30.00	
Maximum	70.00	
Frequency Distribution		
Frequency	Percentage	
30	10.00%	
40	20.00%	
50	30.00%	
60	20.00%	
70	10.00%	
Cross-Tabulation		
Row	Column	
30	40	
40	50	
50	60	
60	70	
70	80	
Chi-Square Test		
Chi-Square	10.00	
Df	1	
Asymp. Sig.	.001	
Contingency Coefficient		
C	.316	
N of Valid Cases		100

28. The method of claim 26 further comprising:

maintaining a writer pointer in the first clock domain; and


maintaining a reader pointer in the second clock domain.

29. The method of claim 27 further comprising generating a masking signal by

computing when said predetermined minimum setup time is available from the ratio


M/N of clocks in the first clock domain and the second clock domain.

5



← 100

FIG. 1A (PRIOR ART)



← 130

FIG. 1B (PRIOR ART)




FIG. 2




Fig 4




FIG. 5

09602189.063000




FIG. 6A




FIG. 6B




FIG. 7




Fig. 8




Fig. 10

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION
(FOR INTEL CORPORATION PATENT APPLICATIONS)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

A METHOD AND APPARATUS FOR AN INTEGRATED CIRCUIT HAVING FLEXIBLE-RATIO
FREQUENCY DOMAIN CROSS-OVERS

the specification of which

XX is attached hereto.
_____ was filed on _____ as
United States Application Number _____
or PCT International Application Number _____
and was amended on _____
(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

<u>Prior Foreign Application(s)</u>			<u>Priority Claimed</u>	
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	_____ Yes	_____ No
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	_____ Yes	_____ No
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	_____ Yes	_____ No

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below:

_____ Application Number	_____ Filing Date
_____ Application Number	_____ Filing Date

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

_____ Application Number	_____ Filing Date	_____ Status -- patented, pending, abandoned
_____ Application Number	_____ Filing Date	_____ Status -- patented, pending, abandoned

I hereby appoint the persons listed on Appendix A hereto (which is incorporated by reference and a part of this document) as my respective patent attorneys and patent agents, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to Jeffrey S. Draeger, BLAKELY, SOKOLOFF, TAYLOR &
(Name of Attorney or Agent)
ZAFMAN LLP, 12400 Wilshire Boulevard 7th Floor, Los Angeles, California 90025 and direct
telephone calls to Jeffrey S. Draeger, (408) 720-8300.
(Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor Jeffrey R. Wilcox

Inventor's Signature _____ Date _____

Residence Hudson, Ohio Citizenship U.S.A.
(City, State) (Country)

Post Office Address 6593 Stone Road
Hudson, Ohio 44236

Full Name of Second/Joint Inventor Gad S. Sheaffer

Inventor's Signature _____ Date _____

Residence Haifa, Israel Citizenship Israel
(City, State) (Country)

Post Office Address 33A Einstein Street
Haifa, Israel 34604

Full Name of Third/Joint Inventor _____

Inventor's Signature _____ Date _____

Residence _____ Citizenship _____
(City, State) (Country)

Post Office Address _____

APPENDIX A

William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. P42,261; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Berezna, Reg. No. 33,474; Michael A. Bernadicon, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Ronald C. Card, Reg. No. 44,587; Andrew C. Chen, Reg. No. 43,544; Thomas M. Coester, Reg. No. 39,637; Alin Corie, Reg. No. P46,244; Dennis M. deGuzman, Reg. No. 41,702; Stephen M. De Klerk, under 37 C.F.R. § 10.9(b); Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Robert Andrew Diehl, Reg. No. 40,992; Sanjeet Dutta, Reg. No. P46,145; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; Paramita Ghosh, Reg. No. 42,806; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. P41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W. Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Eric T. King, Reg. No. 44,188; Erica W. Kuo, Reg. No. 42,775; Kurt P. Leyendecker, Reg. No. 42,799; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Darren J. Milliken, Reg. No. 42,004; Lisa A. Norris, Reg. No. 44,976; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Daniel E. Ovanezian, Reg. No. 41,236; Marina Portnova, Reg. No. P45,750; Babak Redjaian, Reg. No. 42,096; William F. Ryann, Reg. No. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; George G. C. Tseng, Reg. No. 41,355; Joseph A. Twarowski, Reg. No. 42,191; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Mark L. Watson, Reg. No. P46,322; Thomas C. Webster, Reg. No. P46,154; Charles T. J. Weigell, Reg. No. 43,398; Kirk D. Williams, Reg. No. 42,229; James M. Wu, Reg. No. 45,241; Steven D. Yates, Reg. No. 42,242; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and Justin M. Dillon, Reg. No. 42,486; my patent agent, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and Alan K. Aldous, Reg. No. 31,905; Robert D. Anderson, Reg. No. 33,826; Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Jeffrey S. Draeger, Reg. No. 41,000; Cynthia Thomas Faatz, Reg. No. 39,973; Sean Fitzgerald, Reg. No. 32,027; John N. Greaves, Reg. No. 40,362; Seth Z. Kalson, Reg. No. 40,670; David J. Kaplan, Reg. No. 41,105; Charles A. Mirho, Reg. No. 41,199; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Kenneth M. Seddon, Reg. No. 43,105; Mark Seeley, Reg. No. 32,299; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; Robert G. Winkle, Reg. No. 37,474; and Charles K. Young, Reg. No. 39,435; my patent attorneys, and Thomas Raleigh Lane, Reg. No. 42,781; Calvin E. Wells, Reg. No. P43,256; Peter Lam, Reg. No. 44,855; and Gene I. Su, Reg. No. 45,140; my patent agents, of INTEL CORPORATION; and James R. Thein, Reg. No. 31,710, my patent attorney; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

APPENDIX B

Title 37, Code of Federal Regulations, Section 1.56 Duty to Disclose Information Material to Patentability

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclosure information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
 - (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.
- (b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and
- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
 - (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application;
 - (2) Each attorney or agent who prepares or prosecutes the application; and
 - (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.
- (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.